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ABSTRACT 
This paper describes a current mode A D  converter designed for a 
maximum input current range of 5nA and a resolution of the order 
of IPA. The converter is designed for a potentiostat for ampero- 
metric chemical sensors and provides a constant polarization volt- 
age for the measuring electrode. A prototype chip using the dual 
slope conversion method has been fabricated in a 0.7pm CMOS 
process. Experimental results from this converter are reported. De- 
sign problems and limitations of the converter are discussed and 
a new conversion technique providing a larger dynamic range and 
easy calibration is proposed. 
1. INTRODUCTION 
Electrochemical transducers are widely used in equipment such as 
blood analyzers. For example, an amperometric chemical sensor 
can be used to measure the concentration of oxygen in blood. Such 
a sensor provides a current proportional to the concentration if the 
sensor is biased with a constant voltage Vpol of about 0.6V. How- 
ever, the maximum current of the sensor is very small, in the order 
of a nA, so for high resolution data converters (more than about 10 
bits) the least significant bit corresponds to a current in the order 
of pA's or even less. Such converters can be designed using stan- 
dard commercially available parts but it is desirable to implement 
the converter as a part of an integrated transducer front-end in order 
to reduce size, weight, power consumption and (possibly) produc- 
tion cost of the sensor system [l]. This implies that the converter 
should be designed in a standard CMOS process and that it should 
be designed to be insensitive to process variations and device tol- 
erances such as offset voltages and non-linearities of components. 
2. CIRCUIT DESCRIPTION 
A block diagram of the prototype version of the potentiostatic A/D 
converter is shown in fig. 1. It is implemented as a dual slope con- 
verter. Since the signal to be converted is essentially a (very small) 
dc current, an integrating converter type is advantageous because 
it filters out high frequency noise components. Noise is critical 
in an application with such small currents. However, the conver- 
sion time can be selected to be fairly long, about 200ms, implying 
that stochastic noise above approximately lOHz is attenuated by the 
converter integration. 
The left part of the diagram shows the potentiostatic control 
made by the transconductance amplifier OTA-P and the pass tran- 
sistor Mnl. The potentiostatic control system applies a polariza- 
tion voltage Vpol between the working electrode W E  and the refer- 
ence electrode RE. For the test chip an external polarization volt- 
age is used. The transconductance amplifier O T A P  and the tran- 
sistor Mnl are connected as a voltage follower, so the input voltage 
to OTA-P will also appear at the working electrode. This elec- 
trode is coated with a chemically sensitive membrane (CSM) and 
behaves as a constant current source when Vpol is larger than about 
0.4V. An optimum value of 0.6V results in a linearrelationship be- 
tween the current I,,, and the solution concentration. Since the 
input current to O T A P  is negligible, the current I,,, flows en- 
tirely through Mnl .  
The current I,,, is charging the integration capacitor of the dual 
slope converter during a fixed integration time tup.  After this pe- 
riod the reference current I,,f is connected to the input of the dual 
slope converter and the capacitor is discharged. The switching be- 
tween Imes and ITef  is done by a bridge of four switches Si, SZ, 
5'3 and 5 4 .  The measurement current Ime,  is switched between S3 
and S4, keeping a constant current flow through Mni and a con- 
stant voltage at the drain of Mnl. The reference current I,,f is 
switched between SI and Sz. The bridge is constructed using min- 
imum size N-MOS transistors. The reference current is buffered by 
a regulated cascode OTAiV and M p l .  
The core of the converter is the integrator and the comparator, 
followed by the digital block. The integrator is implemented by the 
transconductance amplifier OTA, the capacitor C and areset switch 
STeset. The offset and the I/f noise associated with the MOS in- 
put transistors of the integrator are compensated using an auxiliary 
input of reduced sensitivity in parallel with the main input of the 
integrator [2]. 
An important advantage of the dual slope ADC is its tolerance to 
variations and nonlinearities of most of the circuit parameters. In 
dual slope technique, the current to be measured I,,, causes the 
integrator to ramp-up for a fixed time tup  = 2 N T c l k ,  where T c l k  is 
the period of the clock signal and N is the resolution in bits. Then a 
known current of opposite polarity I,,f is applied until the output 
crosses the threshold of the comparator (Fig. 2). To achieve maxi- 
mum resolution, I,,f is selected close to the full-scale value of the 
current to be measured: Iref E I F S .  The comparator and the in- 
tegrator have the same reference voltage. Assuming the ideal case, 
when there is no voltage error across the capacitor at the beginning 
and the end of the conversion, that is V, =, Vf = OV, the ramp- 
down time t,jown is proportional to I,,,: 
t u ,  (1) 
The ramp-down time is measured using a digital timing circuit. The 
conversion time is given by: tGonu 5 2 " f 1 T c l k .  A clock signal 
t d o w n  = 
I,, 
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Figure 1. Block diagram of the prototype circuit. 
of Tclk = 1ps allows 16 bits resolution within a conversion time 
oft,,,, < 200ms, and still leave some time for calibration. The 
capacitor C must have a rather big value in order to keep the inte- 
grator output voltage within the permissible output voltage range 
Vrange of the OTA. C is limited by: 
(2) 
c I F S  ' 
Kange 
With I/range =3v I F S  =5nA and tu, = 65ms a minimum capac- 
itor value is about 1OOpF. 
3. PROBLEM AREAS 
Some of the important problems related to the design of the dual 
slope converter are: 
1. Input offset voltages of comparator and integrator; 
2. Speed of comparator; 
3. Charge injection from switches; 
4. Noise considerations. 
The input offset voltages of the comparator and the integrator 
(or rather the difference in their offset voltages) cause the capac- 
itor voltage Vf at the end of the conversion to be different from 
the capacitor voltage V; at the start of ramp-up period: V,ff = 
Vf - V,. For an ideal reset switch V, is equal to OV. If the off- 
set voltages cause the comparator output state to be low (counter 
disabled) after the reset, the conversion has to proceed for a time 
t o f f  = GV,ff/I,,, before the comparator changes state and the 
counter starts counting the time tup .  With offsets in the mV-range 
and C -100pF this delay is unacceptably long for small values 
(order of PA) of I,,,, so the comparator and OTA must be offset 
chip boundary 
- 1  
I 
I 
I 
compensated or designed to have an offset that ensures Vf < b:. 
If Vf < V, the deintegration time tdo.wn will be too long, the error 
being C V o f f / I F , ~ .  However, this is a constant error which can be 
eliminated by calibration. 
The comparator delay has a similar effect as the offset voltage in 
the sense that a delayed response from the comparator causes the 
counter to add a number of counts equal to t d e l a y / T c l k .  The delay 
t d e l a y  depends on the comparator design and the slope of the dis- 
charge, essentially being inversely proportional to the square root 
of the slope [3]. Simulations show delay times in the order of less 
than Ips  with a slope of 5nA/lOOpF=50pV/ps, implying an error of 
less than 1 LSB's with a lMHz clock. Furthermore, this is a con- 
I 
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Figure 2. The voltage across the integration capacitor. 
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stant error. At the onset of the conversion a comparator delay is 
worse because it is a signal dependent. As an example, the delay is 
larger than loops for a current of IOpA, so it is important to ensure 
that Vf < V, in order to start with the comparator in the logic high 
output state. 
Charge injection from the switching between I,,f and Im,, 
and from the reset switch injects an error charge into the integra- 
tion capacitor. For a small size transistor, the charge injected into 
the source or drain terminal in our case is approximately 2.3fC, 
which can be compared to the charge corresponding to 1 LSB, i.e. 
50pV.lOOpF=SfC. Apparently, the injected charge is of the same 
order of magnitude as one LSB, so ameans of cancellation of the in- 
jected charge is desirable. This is accomplished by using the bridge 
NMOS switch between I,,, and I T e f  and by using a switch with 
a dummy transistor for the reset. 
Noise is a fundamental performance limitation of the converter. 
It comes from different sources: an equivalent noise from the refer- 
ence current and the polarization voltage, an equivalent input noise 
from the integrator OTA and the comparator, and switching noise 
induced from the digital components in the system. The noise from 
the cascode transistor Mpl and Mnl and the switches is not im- 
portant because of the impedance levels at these transistor termi- 
nals. For the test chip the reference current is supplied from an ex- 
ternal current source. For a fully integrated version, the reference 
current can be supplied by a PMOS transistor which is advanta- 
geous compared to an NMOS transistor with respect to l/f-noise. 
Likewise, for the test chip, the polarization voltage is applied exter- 
nally. Noise and offset voltage at the input of O T A P  will appear 
as a small voltage across the high impedance output of the mea- 
suring electrode, resulting in a change in the current I,,, which is 
the noise and offset voltage divided by the output impedance of the 
measuring electrode. 
The noise at the comparator input and the integrator input are 
uncorrelated and add to form an equivalent uncertainty (noise) of 
the comparator threshold. Both high frequency and low frequency 
equivalent input noise is important. The lower frequency limit can 
be controlled by the reset cycle (offset compensation cycle) and the 
high frequency limit can be assumed to be related to the comparator 
delay, being of the order of ti&,. With these assumptions we find 
a total equivalent rms noise from the comparator and the OTA of 
about 200pV. This corresponds to an uncertainty of 4 LSB’s and 
assuming a Gaussian amplitude distribution of the noise voltage 
amplitude the maximum uncertainty caused by the comparator and 
OTA input noise is about 12 LSB’s. 
4. . EXPERIMENTAL RESULTS 
The test chip has been designed for a 0.7pm CMOS process from 
MIETEC. A full custom layout has been used. The circuit is de- 
signed for a supply voltage of 5V. Separate power and ground are 
usedto the analog part of the chip to isolate the more sensitive ana- 
log circuitry from the digital switching noise. The comparator is 
a track-and-latch type [4]. The most critical performance limiting 
factor has been found to be the equivalent noise at the comparator 
input. This is around 500pV which is somewhat higher than ex- 
pected from the simulations. The reason for this has not yet been 
fully resolved but some noise is believed to be caused by the exter- 
nal test setup and some noise is believed to be introduced from the 
digital part of the chip. 
The converter has been tested with specially designed current 
sources Ivef  and I,,, . These sources have a low output noise and 
Figure 3. Photomicrograph of the prototype chip. 
can be adjusted in the pA range. Due to the low signal level and 
the high output impedance of the current sources the whole system 
was shielded by a metal box. Experimentally, when the dynamic 
range of the integrator is about lV, the AD converter was found to 
have a resolution of 11 bits for a full-scale current of 5nA. Better 
performance is expected from a fully integrated circuit. 
5. FOLDED DUAL SLOPE CONVERTER 
Clearly, a design target of 16 bits resolution has not been met with 
the experimental design. The most severe problem appears to be 
the equivalent noise at the input of the comparator. In order to re- 
duce this problem it would be highly desirable to have a substan- 
tially larger slope of the voltage ramp. If we were able to increase 
the slope with a factor n, the voltage change during comparisons 
on the deintegrating ramp would also increase with a factor n, thus 
increasing the comparator resolution with that factor. However, for 
the same full scale current I,,f this would require a larger dynamic 
output range of the integrator and this is not possible with a low 
supply voltage. Instead, a new multi-slope technique [5] is pro- 
posed in which the upldown integrations are folded into the avail- 
able integrator output range. Given an allowed conversion time, 
with this technique the integration capacitor is reduced by a fac- 
tor of n, and n up/down integration cycles are performed for each 
conversion without resetting the integrator between these cycles. 
Fig. 4 shows the integrator output. Clearly, the integration slope is 
increased by a factor of n compared to a standard dual slope con- 
version within an integrator output range of VIange. The output of 
the converter is measured with N-bits resolution in a similar way as 
a dual slope converter, i.e. by subtracting the known total ramp-up 
time tu, (i.e., the sum of the n ramp-up times t,,/n) from the total 
conversion time t,,,, . 
It is important to realize that the exact time occurrences for the 
changes between integrating and deintegrating periods does not af- 
fect the compfator resolution. What is important is that the total 
integration and deintegration times are equal to that of the equiv- 
alent dual-slope converter, and that the integrator output voltage 
does not exceed VTange.  To see this, consider a situation where 
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Figure 4. The integrator output of the folded dual slope ADC (n = 
4). 
the end of the ramp-down period occurs at an integrator voltage of 
Vf+AV,; i.e., the period has been AVfC/I,,f tooshort (the AV, 
could be caused by noise at the comparator input). At the end of the 
next ramp-up period, the integrator output voltage would be AV, 
higher than in the ideal case, and the next ramp-down time would 
then be AVfC/IPef longer, canceling the error from the previous 
ramp-down. Thus, only the comparator noise from the very last 
comparison will affect the total count t down;  we have increased the 
converter resolution by log, (n) bits. 
A possible problem with the folded dual-slope technique is the 
charge injection generated by the switches SI-&, when n is high. 
Assume that the charge injected on C during a conversion cycle 
is Q,, + qsu, where Q,, is a constant value and q,, is a sto- 
chastic variable that is evaluated at each cycle. When scaling C 
by l/n, the relative integrator output error after n cycles will be 
I/swerr/nKange = (nQsw + J;;oq,, )/(CV?ange), where o:, 
is the qsw variance, compared with ILerr/K-/range = (&*, + 
oP,w)/(CV,,ng,) for the normal dual-slope converter. As the first 
term is a constant error, it can be eliminated by compensation; the 
second term, however, shows that there is a limit on high we can 
choose n. Because we are dealing with such small currents, even 
if uq,, is in the order of O.lfQ, this limit cannot be neglected. An- 
other problem with the accumulated charge injection is when mea- 
suring very small currents: if n2Qsw/C happen to be negative and 
larger than the accumulated integrator output caused by the input 
current, the output of the converter will be a zero. For this reason, 
it is necessary to deliberately Introduce a small positive input offset 
current (which, of course will be eliminated during the compensa- 
tion phase). 
Apart from the above mentioned accumulated charge injections, 
the problem areas, and the effects of these, for the folded dual-slope 
converter are the same as for the conventional dual-slope converter 
with an integrator range nVrange. The converter can easily be cali- 
brated because each switch is operated a fixed number of times dur- 
ing each conversion. The errors from the comparator delay, charge 
injection, and capacitor nonlinearities can be made signal indepen- 
dent if the same transition of the comparator controls the end of a 
cycle and the beginning of the next one. An N = ldbit folded dual 
slope converter with n = 26, and C = 10pF offers a good solution. 
6. CONCLUSION 
A prototype chip of an analog to digital converter for electrochem- 
ical amperometric sensors was designed and tested. Test chips 
demonstrated that a resolution of about 11 bits is readily achievable 
with a dual slope converter with a full range of SnA. 
In order to achieve higher resolution a new conversion method, 
folded dual slope, was proposed. The folded dual slope converter 
requires only very simple extra digital circuitry. Experimental re- 
sults combined with simulations indicate that the folded dual slope 
converter can achieve 16 bits resolution in a conversion time less 
than 2”s. A future version of the test chip will include simple 
modifications of the digital block to implement the proposed con- 
verter. 
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